A new built-in TPG method for circuits with random patternresistant faults
نویسندگان
چکیده
859 which means that x a , x a , x a are linearly independent mod ~ P (x) as specified by Lemma 1.1 in the form given by [13], since in the LFSR/SR structure the zeroth cell of the LFSR part is indexed with 0. 2) General LFSM and groups of cells with indexes greater than d 01. In this case set A = fa 1 ; a 2 ;. .. ; a k g is such that a i d, 1 i k, that is, no cell lies within the LFSM part of the LFSM/SR. This case is important in TPG since the SR part of an LFSM/SR is many times a scan chain which is responsible for providing all test-phase inputs (primary outputs and internal flip–flops, plus any additional internal test input points) with test values, while the LFSM part is responsible for providing with values only the SR part (and not directly any proper circuit inputs). Then all () values are the same with (a i) = d 0 1, and so all D x sets are also the same with D (a) = D d01. The () values are (ai) = amax 0 ai = a1 0 ai. So the formula now becomes a 2A j2D x d010j+(a) = (x (a) + x (a) +1 11+x (a)) j2D x d010j = (x a 0a +x a 0a + 111+x a 0a) j2D x d010j = 0 mod P (x): But since the second term in the above product is of degree less than d and P (x) is an irreducible polynomial, P (x) must divide the first term x a 0a + x a 0a + 11 1+x a 0a. But as shown in the case above, this is equivalent to x a 0a +1 11+x a 0a +x a 0a + 111+x a 0a being divisible by ~ P (x), which is the condition of Lemma 1.1. That is, in this case, all LFSMs with the same characteristic polynomial P (x) have the same behavior as a Type-1 LFSR with characteristic polynomial P (x) (as expected, since every cell j after the (d 0 1)th receives just a shift-by-j version of the characteristic sequence of the LFSM). IV. CONCLUSION We investigated the linear dependencies in an LFSM/SR TPG for an arbitrary LFSM. We obtained a formula that relates the linear dependencies with the characteristic …
منابع مشابه
Fault diagnosis using LP-TPG for Random Logic circuits
The proposed Built-In Self-Diagnosis method (BISD) is based on the standard BIST architecture and can be integrated with recent, commercial DFT techniques, LP-TPG for in-field testing and in-field diagnostic data collection. To find maximum faults, structural diagnosis is used which does reveal the diagnostic information. A new low power test pattern generator using a linear feedback shift regi...
متن کاملSwitching Activity Reduction Using Scan Shift Operation
This paper presents BIST TPG (built in self test) for low power dissipation and high fault coverage a low hardware overhead test pattern generator (TPG) for scan-based built-in self-test (BIST) that can reduce switching activity in circuits under test (CUTs) during BIST and also achieve very high fault coverage with reasonable lengths of test sequences. The proposed BIST TPG subside transitions...
متن کاملTest Pattern Generator for Built-in Self-Test using Spectral Methods
A new method for test pattern generation (TPG) in a built-in self-test (BIST) environment is proposed here. The TPG uses the characteristic information of the circuit to generate the test vectors internally. The characteristic information of the circuit is extracted using known spectral methods. The algorithm was tested on different counter circuits and performs exceptionally well compared to t...
متن کاملA Modernistic Approach to Design Fault Tolerant Circuit Using LP-LFSR with Low Power Dissipation
The aim of testing of VLSI circuits is high-quality screening of the circuits by targeting performance related faults. A low hardware overhead test pattern generator (TPG) for scan based BIST that can detect the any faults in the circuit under test and analyze their response .It is a new fault coverage test pattern generator using a liner feedback shift register (LFSR) called FC-LFSR can perfor...
متن کاملA BIST TPG Approach for Interconnect Testing With the IEEE 1149.1 STD
On Compact Test Sets for Multiple Stuck-At Faults for Large Circuits p. 20 Identification of Feedback Bridging Faults with Oscillation p. 25 Delay Fault and Memory Test Defining SRAM Resistive Defects and Their Simulation Stimuli p. 33 Vector-Based Functional Fault Models for Delay Faults p. 41 Easily Path Delay Fault Testable Non-Restoring Cellular Array Dividers p. 47 March Tests for Word-Ori...
متن کاملDS-LFSR: a BIST TPG for low switching activity
A test pattern generator (TPG) for built-in self-test (BIST), which can reduce switching activity during test application, is proposed. The proposed TPG, called dual-speed LFSR (DSLFSR), consists of two linear feedback shift registers (LFSRs), a slow LFSR and a normal-speed LFSR. The slow LFSR is driven by a slow clock whose speed is 1 th that of the normal clock, which drives the normal-speed ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE Trans. on CAD of Integrated Circuits and Systems
دوره 21 شماره
صفحات -
تاریخ انتشار 2002